Name: High Performance Erasure Coding - the Story so Far - Connor Fawcett, IBM
Start: 2024-12-05T16:20:00+0100
End: 2024-12-05T16:30:00+0100

4 - 5 December 2024 | Geneva, Switzerland
View More Details & Registration

The Sched app allows you to build your schedule but is separate from your event registration. You must be registered for Cephalocon 2024 to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.

This schedule is automatically displayed in Central European Time. To see the schedule in your preferred timezone, select from the drop-down menu located at the bottom of the menu to the right.

Thursday December 5, 2024 16:20 - 16:30 CET

SG Auditorium B

We have been working to improve erasure coding performance, such that it performs almost as well as replica 3 configurations for all configurations, including block and file. Our aim here is to expose the wider Ceph community to the changes we're making to erasure coding and pave the way for wider adoption as we increase visibility of performance improvements over time. In this talk we will share the latest news on erasure coding improvements, highlight both merged and in progress PRs that are of interest, and include performance benchmarks on the latest experimental code.

Speakers

Connor Fawcett

Storage Software Engineer, IBM

After almost a decade working as a storage developer on the IBM FlashSystems line of products, I have moved on to pastures new and transitioned to working on Ceph performance as of the beginning of 2024.

Thursday December 5, 2024 16:20 - 16:30 CET
SG Auditorium B

Lightning Talk

Audience Level Any

Cephalocon 2024

Connor Fawcett

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!